This lab introduces a design process. In this lab, sampling of the design space is incorporated. This laboratory complements details of CMOS analog integrated Circuit design, simulation, and their testing techniques. Several tools from the Cadence Development System have been integrated into the lab to teach students the idea of designing circuits and to make the analog VLSI experience more practical.